


Y41/Y40 Block Diagram

Project code: 91.4P501.001
PCB P/N : 48.4P501.011
Layout PCB #: 05249-1

Y41 SMT BOM: 55.4P501.M01G
Y40 SMT BOM: 55.4B601.M01G



SYSTEM DC/DC	
TPS51120	38
INPUTS	OUTPUTS
DCBATOUT	5V_S5
	3V_S5
SYSTEM DC/DC	
TPS51124	39
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0
	1D8V_S3
TPS51100	
1D8V_S3	DDR_VREF_S3
	DDR_VREF_S0
APL5332KAC	
3D3V_S5	2D5V_S0
APL5912-U	
1D8V_S3	1D5V_S0
MAXIM CHARGER	
MAX8725	40
INPUTS	OUTPUTS
DCBATOUT	BT+
	18V 4.0A
	UP+5V
	5V 100mA
CPU DC/DC	
ISL6262	36,37
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
	0~1.3V
	48A

A

B

ICH7M Integrated Pull-up and Pull-down Resistors

ICH7-M EDS 17837 1.5V1

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPO17, PME#, LAD[3:0]#/FWH[3:0]#, LAN_RXD[2:0] LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	ICH7 internal 20K pull-ups
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

3

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

page 16

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/ GPIO17#, GNT4#/ GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

C

954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+ -0.25 Center
1	0	0	1	+ -0.5 Center
1	0	1	0	+ -0.75 Center
1	0	1	1	+ -1.0 Center
1	1	0	0	+ -0.25 Center
1	1	0	1	+ -0.5 Center
1	1	1	0	+ -0.75 Center
1	1	1	1	+ -1.0 Center

page 3

PCI Routing

page 24

IDSEL	INT ->	PIRQ	REQ/GNT
CB714	22	A->G, B->E,	0

D

E

Calistoga Strapping Signals and Configuration

EDS 17050 0.71 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present
















NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

Device SSID/SVID

Device	SSID	SVID
LAN 88E8055	10C1	1734
Codec ALC861	10C1	1734

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reference		
Size A3	Document Number Y41/Y40	Rev -1
Date: Friday, April 07, 2006		
Sheet 2 of 44		



EMI capacitor

PCLK_SIO 1 2 EC6 SC10P50V3IN-GP

CLK_ICH14 1 2 EC12 SC10P50V3IN-GP

PCLK_FWH 1 2 EC17 SC10P50V3IN-GP

PCLK_CB 1 2 EC2 SC10P50V3IN-GP

PCLK_KBC 1 2 EC11 SC10P50V3IN-GP

CLK_ICHPCI 1 2 EC16 SC10P50V3IN-GP

CLK48_ICH 1 2 EC1 SC10P50V3IN-GP

<Variant Name>


緯創資通 Wistron Corporation





21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **Clock Generator IDTCV125PAG**

Size A3 Document Number **Y41/Y40** Rev **-1**

Date: Wednesday, April 12, 2006 Sheet 3 of 44





Place them near to the chip (< 0.5")

4 H_D#[63..0]

3 CLK_MCH_BCLK
3 CLK_MCH_BCLK#

U50A			
H_D#0	F1	H_D#_0	
H_D#1	J1	H_D#_1	
H_D#2	H1	H_D#_2	
H_D#3	J6	H_D#_3	
H_D#4	K2	H_D#_4	
H_D#5	G1	H_D#_5	
H_D#6	G2	H_D#_6	
H_D#7	K9	H_D#_7	
H_D#8	K1	H_D#_8	
H_D#9	K7	H_D#_9	
H_D#10	J8	H_D#_10	
H_D#11	H4	H_D#_11	
H_D#12	J3	H_D#_12	
H_D#13	K11	H_D#_13	
H_D#14	G4	H_D#_14	
H_D#15	T10	H_D#_15	
H_D#16	T3	H_D#_16	
H_D#17	U7	H_D#_17	
H_D#18	U9	H_D#_18	
H_D#19	U11	H_D#_19	
H_D#20	T11	H_D#_20	
H_D#21	W5	H_D#_21	
H_D#22	T1	H_D#_22	
H_D#23	T8	H_D#_23	
H_D#24	T4	H_D#_24	
H_D#25	W7	H_D#_25	
H_D#26	U5	H_D#_26	
H_D#27	T9	H_D#_27	
H_D#28	W6	H_D#_28	
H_D#29	T5	H_D#_29	
H_D#30	AB7	H_D#_30	
H_D#31	AA9	H_D#_31	
H_D#32	W4	H_D#_32	
H_D#33	W3	H_D#_33	
H_D#34	Y3	H_D#_34	
H_D#35	Y7	H_D#_35	
H_D#36	W5	H_D#_36	
H_D#37	Y10	H_D#_37	
H_D#38	AB8	H_D#_38	
H_D#39	W2	H_D#_39	
H_D#40	AA4	H_D#_40	
H_D#41	AA7	H_D#_41	
H_D#42	AA2	H_D#_42	
H_D#43	AA6	H_D#_43	
H_D#44	AA10	H_D#_44	
H_D#45	Y8	H_D#_45	
H_D#46	AA1	H_D#_46	
H_D#47	AB4	H_D#_47	
H_D#48	AC9	H_D#_48	
H_D#49	AB11	H_D#_49	
H_D#50	AC11	H_D#_50	
H_D#51	AB3	H_D#_51	
H_D#52	AC2	H_D#_52	
H_D#53	AD1	H_D#_53	
H_D#54	AD9	H_D#_54	
H_D#55	AC1	H_D#_55	
H_D#56	AD7	H_D#_56	
H_D#57	AC6	H_D#_57	
H_D#58	AB5	H_D#_58	
H_D#59	AD10	H_D#_59	
H_D#60	AD4	H_D#_60	
H_D#61	AC8	H_D#_61	
H_D#62		H_D#_62	
H_D#63		H_D#_63	

HOST

H_A#_3	H9	H_A#3	
H_A#_4	C9	H_A#4	
H_A#_5	E11	H_A#5	
H_A#_6	G11	H_A#6	
H_A#_7	F11	H_A#7	
H_A#_8	G12	H_A#8	
H_A#_9	E9	H_A#9	
H_A#_10	H11	H_A#10	
H_A#_11	J12	H_A#11	
H_A#_12	G14	H_A#12	
H_A#_13	D9	H_A#13	
H_A#_14	J14	H_A#14	
H_A#_15	H13	H_A#15	
H_A#_16	J15	H_A#16	
H_A#_17	F14	H_A#17	
H_A#_18	D12	H_A#18	
H_A#_19	C11	H_A#19	
H_A#_20	A12	H_A#20	
H_A#_21	A13	H_A#21	
H_A#_22	E13	H_A#22	
H_A#_23	G13	H_A#23	
H_A#_24	F12	H_A#24	
H_A#_25	B12	H_A#25	
H_A#_26	B14	H_A#26	
H_A#_27	C12	H_A#27	
H_A#_28	A14	H_A#28	
H_A#_29	C14	H_A#29	
H_A#_30	D14	H_A#30	
H_A#_31		H_A#31	

H_ADS#_0	E8	H_ADS#_0	
H_ADS#_1	B9	H_ADS#_1	
H_VREF_0	C13	H_VREF_0	
H_VREF_1	J13	H_VREF_1	
H_BNR#_0	C6	H_BNR#_0	
H_BNR#_1	F6	H_BNR#_1	
H_BPRE#_0	C7	H_BPRE#_0	
H_BPRE#_1	B7	H_BPRE#_1	
H_CPURST#_0	A7	H_CPURST#_0	
H_CPURST#_1	C3	H_CPURST#_1	
H_DEFER#_0	J9	H_DEFER#_0	
H_DEFER#_1	H8	H_DEFER#_1	
H_DRDY#_0	K13	H_DRDY#_0	
H_DRDY#_1		H_DRDY#_1	

H_DINV#_0	J7	H_DINV#_0	
H_DINV#_1	W8	H_DINV#_1	
H_DINV#_2	U3	H_DINV#_2	
H_DINV#_3	AB10	H_DINV#_3	

H_DSTBN#_0	K4	H_DSTBN#_0	
H_DSTBN#_1	T7	H_DSTBN#_1	
H_DSTBN#_2	Y5	H_DSTBN#_2	
H_DSTBN#_3	AC4	H_DSTBN#_3	


H_DSTBP#_0	K3	H_DSTBP#_0	
H_DSTBP#_1	T6	H_DSTBP#_1	
H_DSTBP#_2	AA5	H_DSTBP#_2	
H_DSTBP#_3	AC5	H_DSTBP#_3	

H_HIT#_0	D3	H_HIT#_0	
H_HIT#_1	D4	H_HIT#_1	
H_LOCK#_0	B3	H_LOCK#_0	

H_REQ#_0	D8	H_REQ#_0	
H_REQ#_1	G8	H_REQ#_1	
H_REQ#_2	B8	H_REQ#_2	
H_REQ#_3	E8	H_REQ#_3	
H_REQ#_4	A8	H_REQ#_4	

H_RS#_0	B4	H_RS#_0	
H_RS#_1	E6	H_RS#_1	
H_RS#_2	D6	H_RS#_2	

H_SLPCPU#_0	E3	H_SLPCPU#_0	
H_SLPCPU#_1	E7	H_SLPCPU#_1	



11. M_A_DQ[63..0] << >>

M_A_DQ0	AJ35	SA_DQ0
M_A_DQ1	AJ34	SA_DQ1
M_A_DQ2	AM31	SA_DQ2
M_A_DQ3	AM33	SA_DQ3
M_A_DQ4	AJ36	SA_DQ4
M_A_DQ5	AK35	SA_DQ5
M_A_DQ6	AJ32	SA_DQ6
M_A_DQ7	AH31	SA_DQ7
M_A_DQ8	AN35	SA_DQ8
M_A_DQ9	AP33	SA_DQ9
M_A_DQ10	AF31	SA_DQ10
M_A_DQ11	AF31	SA_DQ11
M_A_DQ12	AN38	SA_DQ12
M_A_DQ13	AM36	SA_DQ13
M_A_DQ14	AM34	SA_DQ14
M_A_DQ15	AN33	SA_DQ15
M_A_DQ16	AK26	SA_DQ16
M_A_DQ17	AL27	SA_DQ17
M_A_DQ18	AM26	SA_DQ18
M_A_DQ19	AN24	SA_DQ19
M_A_DQ20	AK28	SA_DQ20
M_A_DQ21	AL28	SA_DQ21
M_A_DQ22	AM24	SA_DQ22
M_A_DQ23	AF26	SA_DQ23
M_A_DQ24	AN27	SA_DQ24
M_A_DQ25	AL22	SA_DQ25
M_A_DQ26	AP21	SA_DQ26
M_A_DQ27	AN20	SA_DQ27
M_A_DQ28	AL23	SA_DQ28
M_A_DQ29	AP24	SA_DQ29
M_A_DQ30	AP20	SA_DQ30
M_A_DQ31	AT21	SA_DQ31
M_A_DQ32	AR12	SA_DQ32
M_A_DQ33	AR14	SA_DQ33
M_A_DQ34	AP13	SA_DQ34
M_A_DQ35	AP12	SA_DQ35
M_A_DQ36	AT13	SA_DQ36
M_A_DQ37	AT12	SA_DQ37
M_A_DQ38	AL14	SA_DQ38
M_A_DQ39	AL12	SA_DQ39
M_A_DQ40	AK9	SA_DQ40
M_A_DQ41	AN7	SA_DQ41
M_A_DQ42	AK8	SA_DQ42
M_A_DQ43	AK7	SA_DQ43
M_A_DQ44	AP5	SA_DQ44
M_A_DQ45	AN9	SA_DQ45
M_A_DQ46	AT5	SA_DQ46
M_A_DQ47	AL5	SA_DQ47
M_A_DQ48	AY2	SA_DQ48
M_A_DQ49	AW2	SA_DQ49
M_A_DQ50	AP1	SA_DQ50
M_A_DQ51	AN2	SA_DQ51
M_A_DQ52	AY2	SA_DQ52
M_A_DQ53	AT3	SA_DQ53
M_A_DQ54	AN1	SA_DQ54
M_A_DQ55	AG7	SA_DQ55
M_A_DQ56	AG7	SA_DQ56
M_A_DQ57	AF3	SA_DQ57
M_A_DQ58	AG4	SA_DQ58
M_A_DQ59	AF6	SA_DQ59
M_A_DQ60	AG9	SA_DQ60
M_A_DQ61	AH6	SA_DQ61
M_A_DQ62	AF4	SA_DQ62
M_A_DQ63	AF8	SA_DQ63

U50D

DDR SYSTEM MEMORY A

SA_BS_0	AU12	M_A_BS#0 11,12
SA_BS_1	AV14	M_A_BS#1 11,12
SA_BS_2	BA20	M_A_BS#2 11,12
SA_CAS#	AY13	M_A_CAS# 11,12
SA_DM_0	AJ33	M_A_DM0
SA_DM_1	AM35	M_A_DM1
SA_DM_2	AL26	M_A_DM2
SA_DM_3	AN22	M_A_DM3
SA_DM_4	AM14	M_A_DM4
SA_DM_5	AL9	M_A_DM5
SA_DM_6	AR3	M_A_DM6
SA_DM_7	AH4	M_A_DM7
SA_DQS_0	AK33	M_A_DQS0
SA_DQS_1	AT33	M_A_DQS1
SA_DQS_2	AN28	M_A_DQS2
SA_DQS_3	AM22	M_A_DQS3
SA_DQS_4	AN12	M_A_DQS4
SA_DQS_5	AN8	M_A_DQS5
SA_DQS_6	AP3	M_A_DQS6
SA_DQS_7	AG5	M_A_DQS7
SA_DQS#_0	AK32	M_A_DQS#0
SA_DQS#_1	AJ33	M_A_DQS#1
SA_DQS#_2	AN27	M_A_DQS#2
SA_DQS#_3	AM21	M_A_DQS#3
SA_DQS#_4	AM12	M_A_DQS#4
SA_DQS#_5	AL8	M_A_DQS#5
SA_DQS#_6	AN3	M_A_DQS#6
SA_DQS#_7	AH5	M_A_DQS#7
SA_MA_0	AY16	M_A_A0
SA_MA_1	AU14	M_A_A1
SA_MA_2	AW16	M_A_A2
SA_MA_3	BA16	M_A_A3
SA_MA_4	BA17	M_A_A4
SA_MA_5	AU16	M_A_A5
SA_MA_6	AV17	M_A_A6
SA_MA_7	AU17	M_A_A7
SA_MA_8	AW17	M_A_A8
SA_MA_9	AT16	M_A_A9
SA_MA_10	AU13	M_A_A10
SA_MA_11	AT17	M_A_A11
SA_MA_12	AV20	M_A_A12
SA_MA_13	AV12	M_A_A13
SA_RAS#	AW14	M_A_RAS# 11,12
SA_RCVENIN#	AK23	SA_RCVENIN#
SA_RCVENOUT#	AK24	SA_RCVENOUT#
SA_WE#	AY14	M_A_WE# 11,12

Place Test PAD Near to Chip as could as possible

11. M_B_DQ[63..0] << >>

M_B_DQ0	AK39	SB_DQ0
M_B_DQ1	AJ37	SB_DQ1
M_B_DQ2	AP39	SB_DQ2
M_B_DQ3	AR41	SB_DQ3
M_B_DQ4	AJ38	SB_DQ4
M_B_DQ5	AK38	SB_DQ5
M_B_DQ6	AN41	SB_DQ6
M_B_DQ7	AP41	SB_DQ7
M_B_DQ8	AT40	SB_DQ8
M_B_DQ9	AV41	SB_DQ9
M_B_DQ10	AU38	SB_DQ10
M_B_DQ11	AJ38	SB_DQ11
M_B_DQ12	AP38	SB_DQ12
M_B_DQ13	AR40	SB_DQ13
M_B_DQ14	AW38	SB_DQ14
M_B_DQ15	AY38	SB_DQ15
M_B_DQ16	BA38	SB_DQ16
M_B_DQ17	AV36	SB_DQ17
M_B_DQ18	AR36	SB_DQ18
M_B_DQ19	AP36	SB_DQ19
M_B_DQ20	BA36	SB_DQ20
M_B_DQ21	AJ36	SB_DQ21
M_B_DQ22	AP35	SB_DQ22
M_B_DQ23	AP34	SB_DQ23
M_B_DQ24	AY33	SB_DQ24
M_B_DQ25	BA33	SB_DQ25
M_B_DQ26	AT31	SB_DQ26
M_B_DQ27	AU29	SB_DQ27
M_B_DQ28	AJ31	SB_DQ28
M_B_DQ29	AW31	SB_DQ29
M_B_DQ30	AV29	SB_DQ30
M_B_DQ31	AW29	SB_DQ31
M_B_DQ32	AM19	SB_DQ32
M_B_DQ33	AL19	SB_DQ33
M_B_DQ34	AP14	SB_DQ34
M_B_DQ35	AN14	SB_DQ35
M_B_DQ36	AN17	SB_DQ36
M_B_DQ37	AM16	SB_DQ37
M_B_DQ38	AP15	SB_DQ38
M_B_DQ39	AL15	SB_DQ39
M_B_DQ40	AJ11	SB_DQ40
M_B_DQ41	AH10	SB_DQ41
M_B_DQ42	AJ9	SB_DQ42
M_B_DQ43	AN10	SB_DQ43
M_B_DQ44	AK13	SB_DQ44
M_B_DQ45	AH11	SB_DQ45
M_B_DQ46	AK10	SB_DQ46
M_B_DQ47	AJ8	SB_DQ47
M_B_DQ48	BA10	SB_DQ48
M_B_DQ49	AW10	SB_DQ49
M_B_DQ50	BA4	SB_DQ50
M_B_DQ51	AW4	SB_DQ51
M_B_DQ52	AY10	SB_DQ52
M_B_DQ53	AY9	SB_DQ53
M_B_DQ54	AW5	SB_DQ54
M_B_DQ55	AY5	SB_DQ55
M_B_DQ56	AV4	SB_DQ56
M_B_DQ57	AR5	SB_DQ57
M_B_DQ58	AK4	SB_DQ58
M_B_DQ59	AK3	SB_DQ59
M_B_DQ60	AT4	SB_DQ60
M_B_DQ61	AK5	SB_DQ61
M_B_DQ62	AJ5	SB_DQ62
M_B_DQ63	AJ3	SB_DQ63

U50E

DDR SYSTEM MEMORY B

SB_BS_0	AT24	M_B_BS#0 11,12
SB_BS_1	AV23	M_B_BS#1 11,12
SB_BS_2	AY28	M_B_BS#2 11,12
SB_CAS#	AR24	M_B_CAS# 11,12
SB_DM_0	AK36	M_B_DM0
SB_DM_1	AR38	M_B_DM1
SB_DM_2	AT36	M_B_DM2
SB_DM_3	BA31	M_B_DM3
SB_DM_4	AL17	M_B_DM4
SB_DM_5	AH8	M_B_DM5
SB_DM_6	BA5	M_B_DM6
SB_DM_7	AN4	M_B_DM7
SB_DQS_0	AM39	M_B_DQS0
SB_DQS_1	AT39	M_B_DQS1
SB_DQS_2	AJ35	M_B_DQS2
SB_DQS_3	AR29	M_B_DQS3
SB_DQS_4	AR16	M_B_DQS4
SB_DQS_5	AR10	M_B_DQS5
SB_DQS_6	AR7	M_B_DQS6
SB_DQS_7	AN5	M_B_DQS7
SB_DQS#_0	AM40	M_B_DQS#0
SB_DQS#_1	AJ39	M_B_DQS#1
SB_DQS#_2	AT35	M_B_DQS#2
SB_DQS#_3	AP29	M_B_DQS#3
SB_DQS#_4	AP16	M_B_DQS#4
SB_DQS#_5	AT10	M_B_DQS#5
SB_DQS#_6	AT7	M_B_DQS#6
SB_DQS#_7	AP5	M_B_DQS#7
SB_MA_0	AY23	M_B_A0
SB_MA_1	AW24	M_B_A1
SB_MA_2	AY24	M_B_A2
SB_MA_3	AR28	M_B_A3
SB_MA_4	AT27	M_B_A4
SB_MA_5	AT28	M_B_A5
SB_MA_6	AJ27	M_B_A6
SB_MA_7	AV28	M_B_A7
SB_MA_8	AW27	M_B_A8
SB_MA_9	AV24	M_B_A9
SB_MA_10	BA27	M_B_A10
SB_MA_11	AY27	M_B_A11
SB_MA_12	AR23	M_B_A12
SB_MA_13	AR23	M_B_A13
SB_RAS#	AU23	M_B_RAS# 11,12
SB_RCVENIN#	AK16	SB_RCVENIN#
SB_RCVENOUT#	AK18	SB_RCVENOUT#
SB_WE#	AR27	M_B_WE# 11,12

Place Test PAD Near to Chip as could as possible

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

GMCH (3 of 5)


Size A3


Document Number Y41/Y40

Rev -1


Date: Wednesday, April 12, 2006

Sheet 8 of 44






PARALLEL TERMINATION






Decoupling Capacitor





LCD/ INVERTER

LAUNCH BD CONN



Y41/Y40 LED's Location and Sequence





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LCD / LAUNCH / LEDs		
Size	Document Number	Rev
Custom	Y41/Y40	-1
Date: Wednesday, April 12, 2006	Sheet 13 of 44	



Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.




CRT/TV Connector


Y41/Y40

Sheet 14 of 44


-1













System 改接第三組，
M52/54: T[op]/105, Tj/125 degree.
System Sensor, Put between CPU and NB.





<Variant Name>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Thermal/Fan Controller G792			
Size	Document Number		Rev
Custom	Y41/Y40		-1
Date:	Wednesday, April 12, 2006	Sheet	19 of 44



SATA Connector





CDROM Connector



<Variant Name>




MDC 1.5 CONN










USB PORT

- 16 USB_PN0
- 16 USB_PP0
- 16 USB_PN2
- 16 USB_PP2
- 16 USB_PN4
- 16 USB_PP4
- 16 USB_PN5
- 16 USB_PP5





Cable length = 120mm.




CBB_CE1# 24
 CBB_CE2# 24
 CBB_BVD1# 24
 CBB_BVD2# 24
 CBB_CD1# 24
 CBB_CD2# 24
 CBB_VS1# 24
 CBB_VS2# 24

CBB D3		2
	CBB CD1#	36
CBB D4		3
CBB D11		37
CBB D5		38
CBB D12		38
CBB D6		5
CBB D13		39
CBB D7		6
CBB D14		40
	CBB CE1#	41
CBB D15		8
	CBB A10	42
	CBB CE2#	9
	CBB OE#	43
	CBB VS1#	10
	CBB A11	44
	CBB IORD#	11
	CBB IOWR#	45
	CBB A8	12
	CBB A17	46
	CBB A13	13
	CBB A18	47
	CBB A14	14
	CBB A19	48
	CBB WE#	15
	CBB RDY	49
	CBB A20	50
	CBB A21	16
		17
		51
		18
		52
	CBB A16	19
	CBB A22	53
	CBB A15	20
	CBB A23	54
	CBB A12	21
	CBB A24	55
	CBB A7	22
	CBB A25	56
	CBB A6	23
	CBB VS2#	57
	CBB A5	24
	CBB RESET	58
	CBB A4	25
	CBB WAIT#	59
	CBB A3	26
	CBB INPACK#	60
	CBB A2	27
	CBB REG#	61
	CBB A1	28
	CBB BVD2#	62
	CBB A0	29
	CBB BVD1#	63
CBB D0		30
CBB D8		31
CBB D1		64
CBB D9		32
CBB D2		65
CBB D10		66



Clock AC termination
33MHz clock for 32-bit
Cardbus card I/F



Placement: Close Chip




Placement: Close Socket





緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Size A3	Document Number Y41/Y40	Rev -1
Date: Wednesday, April 12, 2006	Sheet 25 of 44	

Mini Card Connector





Change part to P/N:62.10043.241





Internal KeyBoard Connector

COVER SWITCH




Keyboard matrix (from vendor)


	US	Eur	Jap	Ohter
MATRIXID0#	1	0	1	0
MATRIXID1#	1	1	0	0

PSW_CLR#	Low Active 1 - 5 ON



29 KROW[1..8] <<< >>>
29 KCOL[1..16] <<< >>>





SCROLL KEY




TOUCH PAD



Planar
ID(1,0)=(Model,Stage)
Y40,before ENG: 0,0
Y40,after PP: 0,1
Y41,before ENG: 1,0
Y41,after PP: 1,1




Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46




TOP VIEW





A15 (B1)
A14 (B2)
:
A2 (B14)
A1 (B15)

(BOTTOM VIEW)








Aux Power




Run Power




CPU_CORE
Intersil ISL6262




MAX8743
1D8V/1D05V




Charger Max8725





TPS51120
5V/3D3V




Adapter












	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1,EN2	switcher OFF	not use	Switchchr ON	Switcher ON
EN3,EN5	LDO OFF	not use	LDO ON	VREG3 on

For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.




$$V_{out} = 0.75V * (R1 + R2) / R2$$

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	243k/CH1 346k/CH2	346k/CH1 423k/CH2


$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$





$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$$




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title TPS51124_1D8V_1D05V		
Size A3	Document Number Y41/Y40	Rev -1
Date: Friday, May 26, 2006	Sheet 39	of 44






ADAPTER IN CIRCUIT







MAIN BATTERY CONNECTOR



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AD/BATT CONN			
Size A3	Document Number Y41/Y40		Rev -1
Date: Wednesday, April 12, 2006	Sheet	42 of	44



PRT modification list for Layout:

MINIC1, 62.10043.241
CDROM1, 20.80338.050
CN1, 20.80591.120
U9, 62.10079.001
U45, 71.88055.A03
U58, 71.AL861.00G

PRT modification list for Y41/Y41 BOM:

FAN1, 20.F0714.003 H32, 34.46114.001
MINIC1, 62.10043.241 H27, 34.46114.001
LAUNCH1, 20.K0196.005 H18, 34.46114.001
U36, 74.02211.B39 H14, 34.48604.001
U45, 71.88055.A03 H10, 34.48604.001
U58, 71.AL861.00G H30, 34.48601.001
XF1, 68.2410S.30B H33, 34.48601.001
D2,D3 83.10R04.E87(Y41) H5, 34.48602.001
U50, 71.945GM.B00 H8, 34.48603.001
U29, 71.ICW7M.C00
LCD1, 20.F0853.040 Del K2~K6,K8,K9
C6, 78.47494.41L
C280,C288, 78.10593.4FL
78.10221.2F1 <-> 78.10221.2FL

Change parts to meet vista as below:

78.22521.5BL: 2.2uF 16V 0603 X5R; C522,C531.(Original:78.10593.4BL,1uF)
78.47521.51L(SCH)78.47522.51L); 4.7uF 16V 0805 X5R; C363,C364,C357,C358.(Original:78.22591.41L,2.2uF)
63.22334.1DL; 22K Ohm F 0402; R483,R484.(Original:63.10234.1DL,1K Ohm)
C575 Dummy.(Original:78.10134.1FL,100pF)
64.20025.6DL; 20K Ohm F 0402; R332.(Original:64.51015.6DL,5.1K Ohm)
63.R0034.1DL; 0 Ohm J 0402; R531.(Original:63.47034.1DL,47 Ohm)
71.AL861.A0G; ALC861~VD; U58.(Original:71.AL861.00G,ALC861)

Daughter Board information:

LAUNCH/B Layout Revision: 05572-1.
LAUNCH/B PCB P/N: 48.4P502.011

USB/B Layout Revision: 05573-1.
USB/B PCB P/N: 48.4P503.011

Port Replicator/B Layout Revision: 05579-1.
Port replicator/B PCB P/N: 48.4P504.011

Key part list:

Modification list:

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Remark		
Size	Document Number	Rev
A3	Y41/Y40	-1
Date: Wednesday, December 06, 2006		Sheet 44 of 44